

## **REMARKS**

### Rejections under 35 U.S.C. § 112, second paragraph

In response to the rejections of claims 1 – 9 under 35 U.S.C. § 112, second paragraph, claim amendments have been made to address the rejections. It is believed that these grounds of rejection have been overcome with respect to the remaining claims 1, 2, 3, and 5, 6, 8 and 9, as a result. In addition, other changes are being made to the claims to correct spelling errors, correct other instances of a lack of antecedent basis that have been noticed, eliminate unnecessary limitations and add limitations to further distinguish them from their counterpart claims in parent patent no. 6,820,148. Limitations similar to those of dependent claims 4 and 7 are being added to their respective independent claims 1 and 5, and the dependent claims are then being cancelled. Reexamination of the amended claims for formal matters is respectfully requested.

### Double Patenting Rejections

Claims 5 – 9 are being amended so they are no longer identical to claims 5 – 9 of parent patent no. 6,820,148. Independent claim 5, and its remaining dependent claims 6, 8 and 9, thereby no longer claim the same invention as the parent patent, within the meaning of 35 U.S.C. § 101.

In response to the rejection of claims 1 – 3 (claim 4 is being cancelled) on an obviousness-type double patenting ground, and an expected similar rejection of amended claims 5, 6, 8 and 9, an appropriate Terminal Disclaimer is being filed herewith.

### Rejection Over the SD Specification 1.0

Claims 1 – 9 have been rejected under 35 U.S.C. § 102(a) over the “SD Memory Card Specifications, Part 1, Physical Layer Specification, Version 1.0,” dated March 2000 (“SD Specification 1.0”), as submitted in the parent application. Indeed, the text of the rejection appears to be the same as that given in the parent application. In response to the suggestion in the Office Action (p. 4, last para.), copies of the two declarations of the applicants herein that were filed in the parent application to overcome this ground of rejection are being filed herewith. The rejection herein is similarly believed to be overcome by the facts presented in these applicant declarations.

### Rejection Over Prior Art Discussed in the Application

Claims 1 and 4 have been rejected under 35 U.S.C. § 102(a) as being anticipated by the description in the present application of the MMC card as admitted prior art ("AAPA"). It is respectfully submitted that this ground of rejection is not well taken. This same rejection was given in the parent application and withdrawn after a telephone interview between the undersigned attorney and Examiner Auye, and the inclusion of the following written arguments in a subsequent Amendment.

The claimed difference over the MMC card can be understood by comparing Figures 3 and 4 of the present application. Figure 3 shows the connection between the host and a plurality of prior MMC cards that uses a single command/status line connected to each of the card sockets. The rejected claims, on the other hand, define the system of Figure 4 wherein the single command line from the host is connected through the MUX to the card sockets in one of two operating modes. In the first operating mode, the host command line is connected to each of the card sockets, wherein the individual cards can then be operated by the host in the same manner as the MMC card. In the second operating mode, the host command line is connected to a selected one of the card sockets at a time so that the host can write a unique address to each card. There is nothing in the description of the MMC card that suggests this second operating mode.

This is much different technique than in the MMC card for loading addresses in each card. As described in the present application at page 3, lines 16 – 26, and page 10, lines 13 – 26, the MMC card includes circuitry to self-select one of the cards at a time to be in communication with the host for writing a unique system address in each card. In either case, the addresses loaded into the individual cards are then used by the host to connect with a single card at a time through a single command line. But the use of individually connectable command lines during the initialization phase to load individual addresses in the cards is much different than the MMC operation.

In claim 1, commands are specified to normally be transferred to the cards over a command circuit connected to their sockets "except when unique addresses of the individual cards are being defined," in which case the command circuit is "alternately connected to one of

the plurality of sockets at a time.” This is submitted to distinguish claim 1, and thus also its dependent claim 4, from the AAPA.

#### New Claims

Independent claim 24 is directed in general to the same subject matter as claim 1 but with a different scope. New claim 24 recites a method wherein the host communicates the addresses of the cards through individual circuits, and thereafter communicates with the cards over a common circuit by use of the individual card addresses. Claim 24, and its dependent claims 25 – 33, are therefore also submitted to be patentable for this reason.

New independent claim 34 defines a memory card similarly to claim 20 of parent patent no. 6,820,148 but in a different scope. A mechanism within the card is defined for generating and storing an individual address for the card. Claims 35 – 37 are dependent on claim 34.

New independent claim 38 is generally directed to the same subject matter as claim 21 of the parent patent no. 6,820,148 but with a different scope. Storage within the card of the number of electrical contacts that are connected for transferring data into and from the memory is defined. This number is readable from outside the card through the electrical contacts. Claim 39 is dependent upon claim 38.

#### Information Disclosure Statements


A Supplemental Information Disclosure Statement is being filed herewith to formally make of record the parent patent no. 6,820,148, another patent no. 6,634,561 and the references cited in a division of the parent patent, namely serial no. 10/850,309. In addition, a few references cited in the parent application that were inadvertently omitted from the Information Disclosure Statement initially filed with the present application are also included. Consideration of each of these references and making them of record in the file of the present application are respectfully requested.

Conclusion

Accordingly, it is believed that this application is now in condition for allowance and an early indication of its allowance is solicited. However, if the Examiner has any further matters that need to be resolved, a telephone call to the undersigned attorney at 415-318-1163 would be appreciated.

**EXPRESS MAIL  
LABEL NO:  
EV627889269US**

Respectfully submitted,

  
Gerald P. Parsons  
Reg. No. 24,486

March 7, 2005  
Date

PARSONS HSUE & DE RUNTZ LLP  
655 Montgomery Street, Suite 1800  
San Francisco, CA 94111  
(415) 318-1160 (main)  
(415) 318-1163 (direct)  
(415) 693-0194 (fax)